Free Republic
Browse · Search
News/Activism
Topics · Post Article

To: bobdsmith; GSHastings
FPGA are one of the things I design.

FPGAs are not circuit boards but macro cells composed of
flip-flops etched on a silicon substrate just like any other I.C.
Their akin to dynamic memories or state machines.
Their logic algorithms are usually written in Verilog
or a graphical state timing cad language such as Modelsim
(by a human designer).

By leaving some of their MOS inputs un-terminated
they may react to random external electro magnetic stimulus.


The algorithm (state) is stored in a serial flash memory
and loaded into the FPGA on initialization.

With out a clock their serial flash could never load their
algorithm nor could they toggle their flip-flop CLB and output latches.
They are so dependent on clocking most contain a digital clock manager (DCM).
While this may work with a gate array it simply will not
with a FPGA.

Which leads me to to my point.

Your article (post 400) is complete bunko.....

If I were you I would refrain from using it in the future
since even the first sentence is in error.


BTW as a scientist and design engineer I am also a Christian and believe in GOD's creation.

I get along fine. And I have faith and hope..
504 posted on 08/17/2005 1:19:29 AM PDT by DaveTesla (You can fool some of the people some of the time......)
[ Post Reply | Private Reply | To 400 | View Replies ]


To: DaveTesla
I am well aware of what a FPGA is.

With out a clock their serial flash could never load their algorithm nor could they toggle their flip-flop CLB and output latches. They are so dependent on clocking most contain a digital clock manager (DCM). While this may work with a gate array it simply will not with a FPGA.

They never claimed a clock wasn't part of the FPGA. This is not the clock they are talking about. They are talking about a clock being used when the algorithm is running. The software contains no clock, nor are external clocks used as input.

The paper is found here: http://www.informatics.sussex.ac.uk/users/adrianth/ices98/node1.html

The logic layout (of the final design):


514 posted on 08/17/2005 7:00:15 AM PDT by bobdsmith
[ Post Reply | Private Reply | To 504 | View Replies ]

To: DaveTesla
FPGA are one of the things I design.

snip

Your article (post 400) is complete bunko.....

If I were you I would refrain from using it in the future since even the first sentence is in error.

I'm not sure this message was intended for me. I didn't post the article in #400. (although I did respond to it).

If it is intended for me, then I guess I'm confuseled.

644 posted on 08/17/2005 5:01:24 PM PDT by GSHastings
[ Post Reply | Private Reply | To 504 | View Replies ]

Free Republic
Browse · Search
News/Activism
Topics · Post Article


FreeRepublic, LLC, PO BOX 9771, FRESNO, CA 93794
FreeRepublic.com is powered by software copyright 2000-2008 John Robinson