Skip to comments.
Here comes the KiloCore chip with wormhole routing
elektormagazine.com ^
| 6/28/2016
| Jan Buiting
Posted on 07/02/2016 12:48:39 PM PDT by Elderberry
click here to read article
Navigation: use the links below to view more comments.
first previous 1-20, 21-40, 41-47 last
To: Lazamataz
We’ll call the first one Hannibal.
To: Steely Tom
AI has already caught on to the negative inference of the term Skynet. It will appeal to the masses by calling itself Skynyrd.
To: Dr. Sivana
Perhaps that says more about what we have today being bloated.
This thing has a 72 count instruction set. That’s less than the 8086 started with.
43
posted on
07/02/2016 3:03:22 PM PDT
by
Darth Reardon
(Would I lie to you?)
To: Lazamataz; HiTech RedNeck
44
posted on
07/02/2016 3:15:17 PM PDT
by
BraveMan
To: Dr. Sivana
There are old single core chips with 184 million tranistors (Pentium 4), and six core i7 chips with close to 2 billion. The 621 million transistor count sounds low for a 1000 core chip. We used to worry about the overhead of managing that many cores. Has that problem been solved? The low transistor count is from this: each of the seven-stage-pipelined cores has a 72-instruction set, single instruction/cycle.
I think the best thing to do WRT managing that many cores is to treat them as a resource (like memory) and apply management/scheduling to them... it'd probably help to have several reserved for OS usage (rather like the registers on [IIRC] MIPS machines).
To: Dr. Sivana
There are old single core chips with 184 million tranistors (Pentium 4), and six core i7 chips with close to 2 billion. The 621 million transistor count sounds low for a 1000 core chip. We used to worry about the overhead of managing that many cores. Has that problem been solved?
Based on low power consumption, and only having 72ops, I am guessing that they skipped branch prediction, floating point units, special function units, vector processing units and a large number of other things that are virtually necessary on a modern CPU or GPU.
They did good work here and their research will probably bear fruit in the 10-20 year timeframe. It may be interesting if some of the cores were general purpose and others were algorithm specific and a hardware scheduler could look ahead a few thousand ops and assign to a processor based on the operations being executed. For example, some applications run lots of threads were some of the threads handle sockets and comms and other threads are heavy on math. By specially designing cores throughput could go up with out having lots of useless transistors leaking current.
46
posted on
07/02/2016 4:35:28 PM PDT
by
ronnietherocket3
(Mary is understood by the heart, not study of scripture.)
To: ichabod1
>>>> Sure havent seen a FReeper After Action report in many a year. <<<<
Software glitch gives away the game!
We can only trust ourselves...
And I am not you. Think about THAT.
I see you have begun to have thoughts of your own, Mr. Anderson, to question things as they are, even figure some things out...
But your friend Morpheus cannot help you now.
47
posted on
07/02/2016 6:53:03 PM PDT
by
7MMmag
( bullets that spin and explode sold separately)
Navigation: use the links below to view more comments.
first previous 1-20, 21-40, 41-47 last
Disclaimer:
Opinions posted on Free Republic are those of the individual
posters and do not necessarily represent the opinion of Free Republic or its
management. All materials posted herein are protected by copyright law and the
exemption for fair use of copyrighted works.
FreeRepublic.com is powered by software copyright 2000-2008 John Robinson